SIGN IN
Sr. Principal Engineer, IP Design (ASIC) jobs in United States
cer-icon
Apply on Employer Site
company-logo

SK hynix memory solutions America Inc. · 2 days ago

Sr. Principal Engineer, IP Design (ASIC)

SK Hynix Memory Solution is a global leader in semiconductor innovation, developing advanced memory solutions. The Senior Principal Engineer will be responsible for owning critical IP blocks, driving methodology improvements, and mentoring engineers to ensure successful silicon outcomes.
Semiconductor
check
H1B Sponsor Likelynote

Responsibilities

Lead End-to-End IP Ownership: Architect, design, and verify complex IP blocks or subsystems for high-performance memory controllers, taking ownership from specification to tapeout
RTL Design & Integration: Develop efficient, high-speed RTL (Verilog/SystemVerilog) for critical modules, ensuring optimization for power, performance, and area (PPA)
Design Verification & Quality: Oversee design reviews, linting, Clock Domain Crossing (CDC) analysis, and power analysis to ensure robust functional and timing closure
Cross-Functional Leadership: Collaborate deeply with verification, DFT, physical design, and firmware teams to resolve complex system-level bottlenecks and ensure seamless integration
Methodology Innovation: Drive enhancements in design automation (Python/Tcl/Perl) and best practices for synthesis and static timing analysis (STA) to improve team efficiency
Mentorship: Mentor junior and staff engineers on advanced design techniques, code quality, and debugging strategies

Qualification

ASIC/SoC designVerilog/SystemVerilogEDA tools (Synopsys/Cadence)Memory controller architecturesDesign automation (Python/Tcl/Perl)High-speed designLeadershipCommunicationMentorship

Required

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
12+ years of hands-on experience in ASIC/SoC design with a proven track record of successful tapeouts
Expert proficiency in Verilog/SystemVerilog, logic design, synthesis, and STA for high-speed digital circuits
Strong experience with industry-standard EDA tools (Synopsys/Cadence) for simulation, linting, and CDC analysis
Demonstrated ability to lead technical discussions and document complex micro-architectures clearly for cross-functional teams

Preferred

Master's or PhD in Electrical Engineering with 8+ years of applicable experience
Deep understanding of memory controller architectures (PCIe/NVMe, DDR, NAND Flash) or error correction algorithms
Experience designing for high-frequency interfaces or data center/enterprise applications
Proficiency in Python, Tcl, or Perl for design automation and flow optimization
Previous experience serving as a technical lead or architect for a major subsystem or IP block

Benefits

401(k) matching
Onsite gym and cafeteria (breakfast/lunch/dinner)
Generous health coverage
Medical
Dental
Vision
Life insurance
Company 401(k) match

Company

SK hynix memory solutions America Inc.

twittertwitter
company-logo
SK hynix memory solutions America Inc.

H1B Sponsorship

SK hynix memory solutions America Inc. has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (15)
2024 (12)
2023 (14)
2022 (22)
2021 (19)
2020 (22)

Funding

Current Stage
Growth Stage

Leadership Team

leader-logo
Tony Yoon
CEO
linkedin
leader-logo
Shi (Tracy) Fu, SHRM-SCP
Human Resources Business Partner (HRBP)
linkedin
Company data provided by crunchbase