Senior Digital Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Riverlane · 5 hours ago

Senior Digital Design Engineer

Riverlane is a leader in quantum error correction technology, dedicated to advancing human progress through quantum computing. They are seeking a Senior Digital Design Engineer to develop decoder IP for their quantum error correction stack, mentor junior engineers, and collaborate with software teams to solve complex problems.

ComputerInformation TechnologyQuantum ComputingSoftware

Responsibilities

Implementation of QEC decoders on hardware
Implementation of low-latency, high throughput data movement between cards and IPs; or
Design of low-latency interfaces to bring data in the systems
Mentor junior engineers (not a manager role-no direct reports)
Design end to end or integrate complex IPs and develop tests, collaborating closely with our Software, Verification and Testing experts to deliver an outstanding product

Qualification

FPGA designASIC experienceRISC-V customizationHigh-speed communicationQuantum control systemsSoC architectureTestingDebuggingTechnical documentationMentoringCommunication skillsAdaptabilityContinuous learning

Required

5+ years of end to end design experience with complex, state-of-the-art FPGA platforms (e.g. AMD/Xilinx MPSoCs/RFSoCs, Altera Stratix 7 or Stratix 10)
Experience mentoring junior hardware design engineers
Proven professional experience in at least one of the following areas: Customization of RISC-V CPUs e.g. addition of new instructions and associated hardware accelerators; Implementation of modern classical decoders on FPGA/ASIC e.g. LDPC, turbo-codes; Implementation of high-speed serial communication links across multiple FPGAs, or PCIe-based communication links; Implementation of quantum control systems, or quantum decoders; Architecture of System on Chip (SoC) solutions, with at least one CPU and custom accelerators
Proven capability to test, debug and improve complex systems
Ability to convert product requirements into technical specifications to document and share your work
A curious nature and a passion for learning and continuous improvement
Excellent communication skills, with the ability to work both independently and collaboratively as part of a team

Preferred

Experience with ASIC environments (<48nm)

Benefits

Annual bonus plan
Private medical insurance
Life insurance
401K contributions
Equity
Generous paid time off
Enhanced family leave
Learning environment that encourages individual, team and company growth and development
Regular program of learning events and training and conference budgets

Company

Riverlane

twittertwittertwitter
company-logo
Riverlane develops software solutions to harness the power of quantum computers for practical applications.

Funding

Current Stage
Growth Stage
Total Funding
$120.68M
Key Investors
Planet First PartnersEuropean Innovation CouncilInnovate UK
2024-08-06Series C· $75M
2024-05-01Grant· $2.63M
2024-03-11Grant

Leadership Team

leader-logo
Steve Brierley
Founder and CEO
linkedin
Company data provided by crunchbase