Design Verification Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Broadcom · 9 hours ago

Design Verification Engineer

Broadcom is a leading technology company, and they are seeking a Senior Design Verification Engineer to contribute to the functional verification of high-speed Ethernet subsystems and memory controllers. The role involves driving the full verification lifecycle and partnering with design teams to define verification strategies.

MobileSemiconductorWireless
check
H1B Sponsor Likelynote

Responsibilities

Drive the full verification lifecycle, including comprehensive test planning, environment architecture, test execution, and final closure (functional/code coverage)
Design and implement scalable, constrained-random UVM environments from scratch
Analyze complex failures involving Ethernet protocols (IEEE 802.3) and physical sublayers, including Gearbox logic, Scramblers, and FEC (Forward error correction)
Develop robust SystemVerilog Assertions (SVA) and functional coverage models to validate designs
Partner with Design and Architecture teams to define verification strategies

Qualification

UVMSystemVerilogEthernet verificationConstrained-random verificationGate-level simulationsSerDes integrationHigh Bandwidth MemoryLPDDR memory controllers

Required

Bachelor's Degree in Electrical/Computer Engineering or a related field
Master's Degree + 6 years of relevant industry experience; OR
Bachelor's Degree + 8 years of relevant industry experience
Deep expertise in UVM and SystemVerilog
Experience verifying Ethernet (10G through 800G+) designs, specifically the PCS/PMA layers
Familiarity with SerDes integration and clock-domain crossing (CDC) in high-speed designs is highly desirable
Prior work with High Bandwidth Memory (HBM) or LPDDR memory controllers is beneficial
Expertise in constrained-random verification and gate-level simulations (GLS)
Drive the full verification lifecycle, including comprehensive test planning, environment architecture, test execution, and final closure (functional/code coverage)
Design and implement scalable, constrained-random UVM environments from scratch
Analyze complex failures involving Ethernet protocols (IEEE 802.3) and physical sublayers, including Gearbox logic, Scramblers, and FEC (Forward error correction)
Develop robust SystemVerilog Assertions (SVA) and functional coverage models to validate designs
Partner with Design and Architecture teams to define verification strategies

Benefits

Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company paid holidays
Paid sick leave
Vacation time
Paid Family Leave
Other leaves of absence

Company

Broadcom

company-logo
Broadcom is a designer, developer, and global supplier of a broad range of analog and digital semiconductor connectivity solutions.

H1B Sponsorship

Broadcom has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (92)
2024 (77)
2023 (79)
2022 (112)
2021 (110)
2020 (89)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-10-31Post Ipo Equity
2015-05-28Acquired
1998-04-17IPO

Leadership Team

leader-logo
Greg Singh
CTO for APJ, Enterprise Security Group
linkedin
leader-logo
Kirsten Spears
CFO and CAO, Broadcom
linkedin
Company data provided by crunchbase