SOC RTL Integration Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

AMD · 3 hours ago

SOC RTL Integration Engineer

AMD is a leader in next-generation computing experiences, focusing on innovation and collaboration. The SOC RTL Integration Engineer will develop full-chip RTL connectivity models, integrate RTL components, and ensure that full chip models match architectural intent, all while improving development efficiency and quality.

AI InfrastructureArtificial Intelligence (AI)Cloud ComputingComputerEmbedded SystemsGPUHardwareSemiconductor
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Develop Full Chip SOC RTL
Develop timing constraints and validate them
Write Full Chip Design Specification document
Work with IP development team to integrate IPs
Work across architecture, SW and verification teams to assure Full Chip SOC RTL quality
Run lint and cdc tools and generate timing constraints

Qualification

SOC RTL integrationTiming constraints developmentFishtailPrimeTimeVerilogSystemVerilogFPGA architectureUVM/OVMUnix/LinuxWaveform debugScripting languagesRevision control toolsPresentation skills

Required

Experience in SOC RTL or Front-End integration
Strong expertise in timing constraints development and validation
Proficiency with Fishtail, PrimeTime and SDC development
Proven track record in developing and validating robust timing solutions for complex chip designs
Focus on full-chip RTL development and integration for next generation FPGA and programmable SoC products
Ability to work with team members in globally diverse regions
Positive attitude and strong personal desire to 'make a difference'
Self-starter who demonstrates an ability to work on own as well within a team
Develop Full Chip SOC RTL
Develop timing constraints and validate them
Write Full Chip Design Specification document
Work with IP development team to integrate IPs
Work across architecture, SW and verification teams to assure Full Chip SOC RTL quality
Run lint and cdc tools and generate timing constraints
Bachelors or Masters degree in computer engineering/Electrical Engineering

Preferred

Strong experience using FPGAs and understanding FPGA architectures in a semiconductor environment
Proven experience with timing tools such as primetime and fishtail
Proven experience with stages in the ASIC design flow including verification methodologies and tools (UVM/OVM, Formal Checks, Lint tools, etc.)
Knowledge in RTL and behavioral coding, preferably with Verilog and SystemVerilog
Good waveform debug skills using front end industry standard design tools like VCS, NC Sim, or Verdi
Knowledge of Unix/Linux environment and scripting languages such as Perl or Python
Some Experience using Revision Control tools - CVS, Subversion, or Perforce
Presentation Skills

Benefits

AMD benefits at a glance.

Company

Advanced Micro Devices is a semiconductor company that designs and develops graphics units, processors, and media solutions.

H1B Sponsorship

AMD has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (836)
2024 (770)
2023 (551)
2022 (739)
2021 (519)
2020 (547)

Funding

Current Stage
Public Company
Total Funding
unknown
Key Investors
OpenAIDaniel Loeb
2025-10-06Post Ipo Equity
2023-03-02Post Ipo Equity
2021-06-29Post Ipo Equity

Leadership Team

leader-logo
Lisa Su
Chair & CEO
linkedin
leader-logo
Mark Papermaster
CTO and EVP
linkedin
Company data provided by crunchbase