Apply on Employer Site

Honeywell · 1 day ago

Sr Engineering Manager

Plymouth, MN, United States

Full-time

Hybrid

Senior Level

$185K/yr - $210K/yr

5+ years exp

Honeywell helps organizations solve the world's most complex challenges in automation, the future of aviation and energy transition. The Sr Engineering Manager will lead and develop a talented engineering team responsible for the development of integrated circuit products and technologies for Honeywell Aerospace Technologies, guiding the team in solving challenging technical problems and motivating them to meet business needs.

AerospaceElectronicsInformation TechnologyInnovation ManagementManufacturingService Industry

Growth Opportunities

No H1B

Security Clearance Required

U.S. Citizen Only

Responsibilities

Lead an 18 plus member team of Integrated Circuit Design (ICD) engineers

Lead Short- and Long-Term Strategy development

Lead employee training and development

Lead workload Planning & Execution Oversight

Lead talent management exercises for mid-year and end of year performance reviews

Partner with the business team on new business development

Provide leadership oversight compliance for development activities including requirements, design, implementation, and verification

Provide organizational-wide project development oversight

Foster the implementation/maintenance of standards, processes, and tools

Foster a culture aligning with Honeywell behaviors

Qualification

Engineering ManagementTeam LeadershipTeam ManagementFPGA DesignFront-End ASIC DesignFunctional VerificationCollaborationDecision MakingSelf-Motivation

Required

Bachelor's Degree in Electrical, Computer or Aerospace Engineering

US Security clearance in good standing, or no known barriers to attain one

Willingness and ability to work on-site (Hybrid, 3 or more days in) at the Honeywell Clearwater, FL facility (zip code 33764)

Minimum of 5 years of managerial or technical leadership experience

Preferred

Engineering experience in the semiconductor industry with at least 5 years of experience in FPGA and Front-End ASIC design and Functional Verification

Demonstrated leadership experience in overseeing entry to senior level professionals

Proven track of leading teams to successful project delivery achievements

Track record of driving improvements to team performance though team coaching & high impact work practices

Collaborative work with teams to exceed expectations on work delivery and timelines

Ability to convey subtle or complex messages clearly

Ability to consistently make timely decisions and balance systematic analyses with decisiveness, even in the face of complexity and uncertainty

Solid knowledge of specific product and process technologies or broad knowledge of multiple product and process technologies

Self-motivated and able to work with little supervision, to consistently take the initiative to get things done