Power Management Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Qualcomm · 5 days ago

Power Management Design Engineer

Qualcomm Technologies, Inc. is a leading technology innovator pushing the boundaries of communication and data processing. The Power Management Design Engineer will be responsible for designing and developing next-generation power control systems, working closely on ASICs and all aspects of the VLSI development cycle.

Artificial Intelligence (AI)Generative AISoftwareTelecommunicationsWireless
check
Comp. & Benefits
check
H1B Sponsor Likelynote

Responsibilities

Digital design and development (RTL) working in close collaboration with Multi-site leads across US and India
Developing the micro architecture and implementing the design using Verilog/SV. Integrate and deliver complex subsystem to SoC
Design and implement defined tasks independently
Work in close coordination with Systems, Verification, SoC team , SW team, PD & DFT teams to get the goals completed
Analyze reports/waivers or run various tools : Spyglass, 0-in, DC-Compiler, Prime time, synthesis, simulation etc

Qualification

Digital front end designRTL coding in Verilog/VHDL/SVLow power design methodologyBus protocols AHBBus protocols AXIBus protocols etc.Formal verification with Cadence LECPerlTCL expertisePost-Si debugDocumentation skillsCommunication skillsTeamwork attitude

Required

5 to 8 years of strong experience in digital front end design for ASICs
Expertise in RTL coding in Verilog/VHDL/SV of complex designs with multiple clock domains and multiple power domains
Familiar with UPF and power domain crossing
Familiarity with various bus protocols like AHB, AXI, SPMI, I2C, SPI
Experience in low power design methodology and clock domain crossing designs
Experience in Spyglass Lint/CDC checks and waiver creation
Experience in formal verification with Cadence LEC
Understanding of full RTL to GDS flow to interact with DFT and PD teams
Expertise in Perl, TCL language
Good documentation skills
Should possess good communication skills to ensure effective interaction with Engineering Management and team members
Should be self-motivated with good teamwork attitude and need to function with minimal guidance or supervision
Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience
Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience
PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience

Preferred

Expertise in post-Si debug is a plus

Benefits

Competitive annual discretionary bonus program
Opportunity for annual RSU grants
Highly competitive benefits package

Company

Qualcomm

company-logo
Qualcomm designs wireless technologies and semiconductors that power connectivity, communication, and smart devices.

H1B Sponsorship

Qualcomm has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (2013)
2024 (1910)
2023 (3216)
2022 (2885)
2021 (2104)
2020 (1181)

Funding

Current Stage
Public Company
Total Funding
$3.5M
1991-12-20IPO
1988-01-01Undisclosed· $3.5M

Leadership Team

leader-logo
Cristiano Amon
President and Chief Executive Officer
linkedin
I
Isaac Eteminan
CEO
linkedin
Company data provided by crunchbase