Fellow Power Architect, Silicon Design Engineering jobs in United States
cer-icon
Apply on Employer Site
company-logo

AMD · 13 hours ago

Fellow Power Architect, Silicon Design Engineering

positionAustin, TX
timeFull-time
remoteOnsite
seniorityLead/Staff
money$225K/yr - $338K/yr

AMD is a leading company in next-generation computing experiences, focusing on AI and data centers, among other areas. They are seeking a power architecture technical leader to guide SoCs through design execution and collaborate with various teams to enhance power performance and battery life.

Artificial Intelligence (AI)Cloud ComputingComputerEmbedded SystemsGPUHardwareSemiconductor
check
Growth Opportunities
check
H1B Sponsor Likelynote
Hiring Manager
Art Gallardo
linkedin

Responsibilities

As a technical thought leader for power architecture group, work with internal and external strategic partners, customers and industry standards to define AMD power roadmap and competitive targets for bounding box workloads
Work involves detailed workload analysis to identify high value opportunities in IP, subsystem and SOC to increase power efficiency wrt performance/watt and battery life
Detail oriented visionary, who can make clear process/flow recommendations and technically drive deployment across teams to achieve power bounding box targets
Coordinate with world-wide teams including SOC architects, SOC and IP design teams, Systems engineering and Product Engineering to ensure power feature full realization from concept, to implementation, verification, FW/SW enablement, emulation and Silicon attainment
Lead team in modeling complex power use case scenarios across SoC roadmap, correlating power estimates with pre-silicon model updates at each SOC maturity milestone to final tape-out PTPX numbers, real life workload correlation in emulation as well as post silicon, and ensure aggressive power objectives and goals are met for customer delivery
Create innovative power reduction initiatives and methodologies and drive cross-organization alignment with SoC and IP teams for implementation towards power convergence
Responsible for leading modeling design of experiments towards long-term integrated power-performance framework for driving power-perf improvements, voltage margining, feature ROI analysis and architectural solutions
Define, align, and drive power feature definitions with cross-BU synergy in close collaboration with SoC and power architects
Optimize PC use cases in terms of absolute power and in relative performance per watt

Qualification

Power architecturePower integrity analysisC/C++ programmingWorkload analysisSilicon validationAnalytical thinkingProblem-solvingTeam collaborationCommunication skills

Required

Strong analytical thinking and problem-solving skills with excellent attention to detail
Organized, self-motivated and able to work effectively on teams large and small across multiple sites
Ability to prioritize assignments and drive them to completion
Strong verbal and written communication skills for driving technical discussions to successful and actionable outcomes
Technical thought leader for power architecture group
Work with internal and external strategic partners, customers and industry standards to define AMD power roadmap and competitive targets for bounding box workloads
Detailed workload analysis to identify high value opportunities in IP, subsystem and SOC to increase power efficiency wrt performance/watt and battery life
Detail oriented visionary, who can make clear process/flow recommendations and technically drive deployment across teams to achieve power bounding box targets
Coordinate with world-wide teams including SOC architects, SOC and IP design teams, Systems engineering and Product Engineering to ensure power feature full realization from concept, to implementation, verification, FW/SW enablement, emulation and Silicon attainment
Lead team in modeling complex power use case scenarios across SoC roadmap, correlating power estimates with pre-silicon model updates at each SOC maturity milestone to final tape-out PTPX numbers, real life workload correlation in emulation as well as post silicon, and ensure aggressive power objectives and goals are met for customer delivery
Create innovative power reduction initiatives and methodologies and drive cross-organization alignment with SoC and IP teams for implementation towards power convergence
Responsible for leading modeling design of experiments towards long-term integrated power-performance framework for driving power-perf improvements, voltage margining, feature ROI analysis and architectural solutions
Define, align, and drive power feature definitions with cross-BU synergy in close collaboration with SoC and power architects
Optimize PC use cases in terms of absolute power and in relative performance per watt
PhD or Master of Science degree in Electrical Engineering or Physics
Several years of relevant experience

Preferred

Thought leader with deep understanding of semiconductor power architecture and power delivery including on-die, substrate, silicon interposer and PCB power delivery
Extensive experience with power integrity/ signal integrity analysis, droop management/mitigation and capacitor types and performance
Experience defining and analyzing workloads, system bottlenecks and optimizing computing systems for performance and power efficiency
Experience with architecting new SOC power features and low power states for improving battery life and guide prototyping the features
Adept at power evaluation, modeling, simulation and silicon attainment
Demonstrated ability to co-own power feature enablement working with Firmware algorithm and software driver teams
Demonstrated ability to write detailed internal and customer facing architecture specifications
C/C++ programming, automation & scripting languages, Excel, and software engineering concepts desirable
General familiarity with microprocessor and/or PC architecture
Self-driven individual, having ability to work independently to tackle complex cross discipline problems. Clear methodical problem solver bridging and collaborating across a world-wide team

Benefits

AMD benefits at a glance.

Company

AMD

twittertwittertwitter
Glassdoor4.1
company-logo
Advanced Micro Devices is a semiconductor company that designs and develops graphics units, processors, and media solutions.
dateFounded in 1969
location
Santa Clara, California, USA
people-size10001+ employees
web-link
http://www.amd.com

H1B Sponsorship

AMD has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (836)
2024 (770)
2023 (551)
2022 (739)
2021 (519)
2020 (547)

Funding

Current Stage
Public Company
Total Funding
unknown
Key Investors
OpenAIDaniel Loeb
2025-10-06Post Ipo Equity
2023-03-02Post Ipo Equity
2021-06-29Post Ipo Equity

Leadership Team

leader-logo
Lisa Su
Chair & CEO
linkedin
leader-logo
Mark Papermaster
CTO and EVP
linkedin

Recent News

WebProNews
AMD Targets Nvidia’s AI Chip Dominance with 2026 Growth Push
2025-12-30
WebProNews
AMD, Google in Talks with Samsung for 2nm AI Chip Production in Texas
2025-12-28
Investing.com
Factbox-From OpenAI to Nvidia, firms channel billions into AI infrastructure as demand booms
2025-12-27
Company data provided by crunchbase