Principal Post Silicon Validation Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Cadence · 2 weeks ago

Principal Post Silicon Validation Engineer

positionCary, NC
timeFull-time
remoteOnsite
seniorityLead/Staff
date8+ years exp

Cadence is a pivotal leader in electronic design, known for its innovative approach to technology. The Principal Post Silicon Validation Engineer will be responsible for defining and implementing evaluations of cutting-edge designs in silicon, developing test methodologies, and collaborating with various design teams to ensure product quality and performance.

AerospaceElectronic Design Automation (EDA)HardwareMobileSemiconductorSoftware
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Define and implement evaluation of Cadence’ cutting-edge designs in silicon in a lab environment
Development of test methodologies and improvements to current test practices for validating silicon designs against various industry standards and internal specifications
Devise script infrastructure and write scripts for configuring the device, test automation, and data analysis
Collaborate with several groups such as analog designers, digital designers, system designers in devising experiments, drive data collection, and present results analysis
Test Report generation for internal and customer consumption
Support customer demonstration of Cadence’ products and Application Engineers in supporting customers issues and debugs
AI Incorporation: Leverage AI-powered tools and assistants to enhance productivity, improve decision making, and maintain high-quality customer deliverables. Apply AI-powered analytics tools to extract insights, identify patterns, and generate actionable recommendations from complex datasets

Qualification

Validation experienceHigh-speed analog designsTest equipment proficiencySoftware programmingCommunicationTeamwork

Required

B.S. or M.S. degree in Electrical, Computer Engineering, Engineering Science, or related engineering subject area
8+ years of validation experience and in high-speed analog/mixed signal designs
Experience with high-speed test equipment such as Bit-Error Rate Tests (BERT), Oscilloscopes, Spectrum Analyzers, and Network Analyzers
Solid software programming/scripting experience in languages such as Python or similar object-oriented languages
Candidate must be a self-starter, takes initiative, strong communication, great teammate

Company

Cadence

twittertwittertwitter
Glassdoor4.3
company-logo
Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems.
dateFounded in 1988
location
San Jose, California, USA
people-size10001+ employees
web-link
https://www.cadence.com

H1B Sponsorship

Cadence has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (306)
2024 (221)
2023 (282)
2022 (330)
2021 (233)
2020 (209)

Funding

Current Stage
Public Company
Total Funding
unknown
1998-02-20IPO

Leadership Team

leader-logo
Paul Cunningham
Senior Vice President and General Manager
linkedin
leader-logo
Tom Beckley
Senior Vice President - Strategic Technology Programs
linkedin

Recent News

Business Wire
Cadence Unveils Tensilica HiFi iQ DSP Purpose-Built for Next-Generation Voice AI and Audio Applications
2026-01-22
eeNews Europe
Cadence and partners line up for pre-validated chiplets
2026-01-17
GlobeNewswire
Die-to-Die IP Market Size to Surpass USD 3.72 Billion by 2033 | Research by SNS Insider
2026-01-16
Company data provided by crunchbase