Apply on Employer Site

Microsoft · 9 hours ago

Senior SoC HW (Security/Functional) Validation Engineer

Hillsboro, OR

Full-time

Hybrid

Mid, Senior Level

$120K/yr - $235K/yr

5+ years exp

Microsoft is a leading technology company responsible for powering the Intelligent Cloud mission. They are seeking a Senior SoC HW (Security/Functional) Validation Engineer to join their Silicon Validation team, focusing on post-silicon validation of custom silicon designs and ensuring high-quality hardware infrastructure for cloud services.

Agentic AIApplication Performance ManagementArtificial Intelligence (AI)Business DevelopmentDevOpsInformation ServicesInformation TechnologyManagement Information SystemsNetwork SecuritySoftware

Growth Opportunities

No H1B

U.S. Citizen Only

Responsibilities

Own post-silicon validation of one of the following areas: Security and cross SoC functional interfaces

Define, guide, and contribute to the implementation of silicon debug tools and capabilities

Become an expert on the overall architecture, implementation of SoC security requirements and their interactions with other parts of the SoC, with the platform, and with software

Provide technical guidance, coaching, and mentorship to other engineers in your areas of expertise

Develop validation strategy, requirements, environments, tools, and methodologies including debug board and hardware/software requirements

Apply your knowledge of validation and security principles and techniques and your judgement to write test plans and implement them by developing test content, scripts, tools and other validation collateral

Execute content in post-silicon, triage, debug and assess security impact of failures

Apply your growth mindset to learn and adapt in a complex and dynamic environment

Engage with partners to drive continuous improvement to the design, to security, to validation plans/collateral, and methodology to prevent, reduce, and/or find bugs sooner, more easily, or more reliably

Apply your One Microsoft value and security first mentality to collaborate with and influence architects, logic designers, verification engineers, other post-silicon validators, and IP and tool providers

Delight your customers by providing high quality results on schedule

Provide technical leadership with respect and integrity

Apply your expertise towards pre-silicon verification plans, tests, and debug of your area

Qualification

SoC security validationSilicon security threat analysisSecure bootTrusted executionValidation tools experienceThreat modelingDebugging silicon failuresSystem level softwareCommunication skillsLeadership skillsCollaboration skills

Required

Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience

3+ years doing SOC security validation or testing - 5+ years of experience in the role that involves silicon security threat analysis, security audits, secure boot, or trusted execution

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: - Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter

Preferred

Proficient communication, collaboration and teamwork skills and ability to lead, grow, and contribute to diverse and inclusive teams

Verification, logic development, analog validation, or validation tools experience as part of a CPU, SoC and/or IP development team

Leadership skills

Technical focused skills: threat modeling, security audits, secure boot, root of trust, or trusted execution technologies knowledge

Ability to develop synthetic SoC validation content for Core, Coherency, Memory, and IO to run on both bare metal and OS environments

Ability to develop sophisticated tools/scripts to support SoC validation debug and error handling

Understanding of board level schematics

Understanding system level software and firmware

Experience running silicon content on pre-silicon platforms such as emulation or FPGA

Demonstrated success in hardware/software debug efforts

Hands on expertise debugging silicon failures using on chip debug features (like trace or JTAG) as well as test equipment (like oscilloscopes, protocol analyzers, logic analyzers)