Senior Verification Engineer DDR /Product Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Cadence · 2 hours ago

Senior Verification Engineer DDR /Product Engineer

positionSan Jose, CA
timeFull-time
remoteOnsite
senioritySenior Level
money$154K/yr - $286K/yr
date5+ years exp

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The role involves supporting silicon bring-up, debug, and production ramp for advanced memory IP solutions, ensuring successful integration of Memory PHY and Controller IP into customer systems.

AerospaceElectronic Design Automation (EDA)HardwareMobileSemiconductorSoftware
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Serve as the primary technical contact for post-silicon bring-up and debug of Memory IP subsystems
Support customer SOC and system integration, including ATE deployment and production ramp
Collaborate with internal teams (Analog/Digital Design, DV, Program Management) to resolve technical issues
Participate in silicon evaluations, demos, and onsite bring-up for tier-one customers
Provide integration training and recommendations to customers
Analyze and resolve complex subsystem application or implementation issues
Contribute to documentation, checklists, and collateral improvements for enhanced customer experience

Qualification

Post-silicon bring-upDDR memory protocolsDebugging skillsLab equipment experienceSchematic readingSTARTL flowsMixed-signal verificationSystem simulation toolsProblem-solving skillsPresentation skillsCommunication skills

Required

M.S. in Electrical/Computer Engineering (or similar) with 7+ years of experience, or Ph.D. with 5+ years of relevant experience
Strong background in post-silicon bring-up and debug
Experience working with DDR5/4/3, LPDDR5/4/3, HBM3/4, GDDR6/7 or similar IPs
Hands-on experience with lab equipment for reproducing and debugging customer issues
Ability to read schematics and participate in SI/PI reviews for customer board/package implementation
Excellent problem-solving, presentation, and communication skills

Preferred

Exposure to STA and RTL flows would be beneficial
Familiarity with advanced mixed-signal verification and system simulation tools is a plus

Benefits

Paid vacation and paid holidays
401(k) plan with employer match
Employee stock purchase plan
A variety of medical, dental and vision plan options
And more.

Company

Cadence

twittertwittertwitter
Glassdoor4.3
company-logo
Cadence is a market leader in AI and digital twins, pioneering the application of computational software to accelerate innovation in the engineering design of silicon to systems.
dateFounded in 1988
location
San Jose, California, USA
people-size10001+ employees
web-link
https://www.cadence.com

H1B Sponsorship

Cadence has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (252)
2024 (221)
2023 (282)
2022 (330)
2021 (233)
2020 (209)

Funding

Current Stage
Public Company
Total Funding
unknown
1998-02-20IPO

Leadership Team

leader-logo
Paul Cunningham
Senior Vice President and General Manager
linkedin
leader-logo
Tom Beckley
Senior Vice President, Custom IC & PCB Group
linkedin

Recent News

EE Times
Cadence’s Conformal AI Studio Redefines Logic Verification for the AI-Driven SoC Era
2025-12-30
eeNews Europe
Cadence tapes out UCIe IP at 64Gbps on TSMC N3P
2025-12-26
GlobeNewswire
Semiconductor IP Market Size to Exceed USD 17.88 Billion by 2033, at 9.77% CAGR | Research by SNS Insider
2025-12-17
Company data provided by crunchbase