ASIC Design Technical Leader – Design & Timing Constraints Focus jobs in United States
cer-icon
Apply on Employer Site
company-logo

Cisco · 9 hours ago

ASIC Design Technical Leader – Design & Timing Constraints Focus

Cisco is a leader in revolutionizing data and infrastructure connectivity, and they are seeking an ASIC Design Technical Leader to join their Silicon One team. This role focuses on developing timing constraints and collaborating with various teams to ensure seamless physical design closure for next-generation networking chips.

Communications InfrastructureEnterprise SoftwareHardwareSoftware
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes
Option to also do block level RTL design or block or top-level IP integration
Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level
Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle
Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development
Creating fullchip clocking diagrams and related documentation

Qualification

ASIC designStatic Timing AnalysisSDC developmentSTA toolsVerilog/System VerilogSynthesis toolsConstraint analyzer toolsScripting languagesSoft skills

Required

Bachelor's Degree in Electrical or Computer Engineering with 8+ years of ASIC or related experience or Master's Degree in Electrical or Computer Engineering with 6+ years of ASIC or related experience
Experience with block/full chip SDC development in functional and test modes
Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus
Understanding of related digital design concepts (eg. clocking and async boundaries)
Experience with synthesis tools (eg. Synopsys DC/DCG/FC), Verilog/System Verilog programming

Preferred

Experience with constraint analyzer tools such as TCM (Timing Constraint Manager from Synopsys) and CCD (Conformal Constraint Designer from Cadence)
Experience with Spyglass CDC and glitch analysis
Experience using Formal Verification: Synopsys Formality and Cadence LEC
Experience with scripting languages such as Python, Perl, or TCL

Benefits

Medical, dental and vision insurance
401(k) plan with a Cisco matching contribution
Paid parental leave
Short and long-term disability coverage
Basic life insurance
10 paid holidays per full calendar year
1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday
Paid year-end holiday shutdown
4 paid days off for personal wellness determined by Cisco
16 days of paid vacation time per full calendar year
80 hours of sick time off provided on hire date and each January 1st thereafter
Up to 80 hours of unused sick time carried forward from one calendar year to the next
Optional 10 paid days per full calendar year to volunteer
Employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Company

Cisco develops, manufactures, and sells networking hardware, telecommunications equipment, and other technology services and products. It is a sub-organization of Cisco Press.

H1B Sponsorship

Cisco has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (1045)
2024 (1231)
2023 (1273)
2022 (2127)
2021 (1991)
2020 (1173)

Funding

Current Stage
Public Company
Total Funding
unknown
1990-02-13IPO

Leadership Team

leader-logo
Chuck Robbins
Chair and CEO
linkedin
leader-logo
Carl Solder
Chief Technology Officer - Cisco System Australia/New Zealand
linkedin
Company data provided by crunchbase