Principal Mixed Signal Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

Marvell Technology · 4 months ago

Principal Mixed Signal Design Engineer

Marvell Technology is a leading provider of semiconductor solutions essential for data infrastructure across various sectors. They are seeking a Principal Mixed Signal Design Engineer to design and develop high-speed and low-power analog mixed-signal circuits, lead design reviews, and supervise junior engineers while ensuring project execution and compliance with requirements.

DSPInternet of ThingsManufacturingSemiconductorWireless
check
Growth Opportunities
check
H1B Sponsor Likelynote

Responsibilities

Ownership of complex design blocks and complete analog macros
Design and develop high-speed and low-power analog mixed-signal circuits in advanced CMOS technologies, with a focus on SerDes (Serializer/Deserializer) die-to-die communication, and high-speed wireline design in general
Lead and contribute to the design of ADCs, DACs, Regulators, Clock Generation and Distribution, DLLs, Custom high-speed digital circuits, CTLE, VGA, and TX Drivers
Cooperate with system and architecture team in identifying the optimal circuit solution based on overall cost function
Supervise, coach and provide technical direction to more junior engineers
Supervise and guide layout activities to ensure design accuracy and performance
Conduct post-silicon testing and validation of analog mixed-signal circuits
Collaborate with cross-functional teams to ensure successful project execution
Prepare and maintain detailed documentation of design processes and results
Participate and lead design reviews to ensure design quality and compliance with project requirements

Qualification

Analog IC DesignCMOS TechnologiesMixed-Signal CircuitsPost-Silicon ValidationElectronic Design AutomationDesign ReviewsTeamwork SkillsCommunication SkillsMentorship

Required

MS/PhD in Electrical Engineering and 10+ years of demonstrated experience in high-speed and low-power design on advanced CMOS technologies, specifically in one or more of the following areas: ADC, DAC, voltage regulators, clock generation and distribution circuits, DLLs, custom high-speed digital circuits, CTLE, VGA, and TX drivers
Proven track record of successfully bringing multiple tape-outs to production
Ability to independently assess design trade-offs and select the best one based on business needs and implementation risk
Ability to identify, analyze, and resolve complex design challenges and issues, ensuring robust and reliable circuit performance
Ability to technically coordinate the work of junior employees, providing mentorship and guidance
Experience in overseeing layout engineers, providing guidance on best practices, and ensuring that layout designs meet performance, area, and reliability requirements
Proficiency in post-silicon validation, including hands-on experience with lab equipment, debugging, and characterization of analog mixed-signal circuits
In-depth knowledge of CMOS process technology, device physics, and the impact of process variations on circuit performance
Proficient in using electronic design automation (EDA) tools for schematic capture, simulation, layout, and verification, such as Cadence, Synopsys, or Mentor Graphics
Very good understanding of related areas such as RTL, Firmware, Design Verification, Design for Test, and Physical Design
Strong communication and teamwork skills

Benefits

Flexible time off
401k
Year-end shutdown
Floating holidays
Paid time off to volunteer

Company

Marvell Technology

company-logo
We believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology.

H1B Sponsorship

Marvell Technology has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2025 (242)
2024 (186)
2023 (154)
2022 (210)
2021 (210)
2020 (165)

Funding

Current Stage
Public Company
Total Funding
unknown
2017-01-20Post Ipo Equity
2016-05-13Post Ipo Equity
2015-02-05Acquired

Leadership Team

leader-logo
Matthew Murphy
Chairman and CEO
linkedin
leader-logo
Radha Nagarajan
SVP & CTO, Optical Engineering
linkedin
Company data provided by crunchbase